View CY62147V_103120.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY62147V MoBL(R)
4M (256K x 16) Static RAM
Features
* * * * * * * Wide voltage range: 2.7V-3.6V Ultra-low active, standby power Easy memory expansion with CE and OE features TTL-compatible inputs and outputs Automatic power-down when deselected CMOS for optimum speed/power Package available in a standard 44-pin TSOP Type II (forward pinout) package deselected (CE HIGH) or when CE is LOW and both BLE and BHE are HIGH. The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW). Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A17). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A17). Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.
Functional Description[1]
The CY62147V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life (MoBL(R)) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when
Logic Block Diagram
DATA IN DRIVERS A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
ROW DECODER
256K x 16 RAM Array 2048 x 2048
SENSE AMPS
I/O0 - I/O7 I/O8 - I/O15
COLUMN DECODER BHE WE CE OE BLE
A11 A12
A13 A14 A15 A16 CE
Power-down Circuit
BHE BLE
Note: 1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.
Cypress Semiconductor Corporation Document #: 38-05050 Rev. *A
*
3901 North First Street
A17
*
San Jose
*
CA 95134 * 408-943-2600 Revised August 28, 2002
CY62147V MoBL(R)
Pin Configurations
TSOP II (Forward) A4 Top View A3 A2 A1 A0 CE I/O0 I/O1 I/O2 I/O3 VCC VSS I/O4 I/O5 I/O6 I/O7 WE A16 A15 A14 A13 A12
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23
A5 A6 A7 OE BHE BLE I/O15 I/O14 I/O13 I/O12 VSS VCC I/O11 I/O10 I/O9 I/O8 NC A8 A9 A10 A11 A17
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .................................-65C to +150C Ambient Temperature with Power Applied............................................. -55C to +125C Supply Voltage to Ground Potential ............... -0.5V to +4.6V DC Voltage Applied to Outputs in High-Z State[2] ....................................-0.5V to VCC + 0.5V
DC Input Voltage[2] ................................ -0.5V to VCC + 0.5V Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage.......................................... > 2001V (per MIL-STD-883, Method 3015) Latch-up Current.................................................... > 200 mA
Operating Range
Range Industrial Ambient Temperature -40C to +85C VCC 2.7V to 3.6V
Product Portfolio
Power Dissipation VCC Range (V) Product CY62147VLL VCC(min.) VCC(typ.) 2.7 3.0
[3]
VCC(max.) 3.6
Speed (ns) 70
Operating ICC, (mA) Typ.[3] 7 Maximum 15 2
Standby ISB2, (A) Typ.[3] Maximum 20
Electrical Characteristics Over the Operating Range
CY62147V-70 Parameter VOH VOL VIH VIL IIX IOZ ICC Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Load Current Output Leakage Current GND < VI < VCC GND < VO < VCC, Output Disabled VCC = 3.6V IOH = -1.0 mA IOL = 2.1 mA Test Conditions VCC = 2.7V VCC = 2.7V VCC = 3.6V VCC = 2.7V 2.2 -0.5 -1 -1 1 +1 7 Min. 2.4 0.4 VCC + 0.5V 0.8 +1 +1 15 2 Typ.[3] Max. Unit V V V V A A mA mA
VCC Operating Supply IOUT = 0 mA, f = fMAX = 1/tRC, CMOS Current Levels
IOUT = 0 mA, f = 1 MHz, CMOS Levels 1 Notes: 2. VIL(min.) = -2.0V for pulse durations less than 20 ns. 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ.), TA = 25C. Document #: 38-05050 Rev. *A
Page 2 of 9
CY62147V MoBL(R)
Electrical Characteristics Over the Operating Range (continued)
CY62147V-70 Parameter ISB1 Description Test Conditions Min. Typ.[3] 2 Max. 20 Unit A Automatic CE CE > VCC - 0.3V, VIN > VCC - 0.3V or VIN Power-down Current-- < 0.3V, f = fMAX CMOS Inputs Automatic CE CE > VCC - 0.3V, VIN > VCC - 0.3V, or VIN VCC = 3.6V Power-down Current-- < 0.3V, f = 0 CMOS Inputs
ISB2
Capacitance[4]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = VCC(typ.) Max. 6 8 Unit pF pF
Thermal Resistance
Parameter JA JC Description Thermal Resistance (Junction to Ambient)[4] Thermal Resistance (Junction to Case)[4] Test Conditions Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board BGA 55 16 TSOPII 60 22 Units C/W C/W
AC Test Loads and Waveforms
R1 VCC OUTPUT 30 pF INCLUDING JIG AND SCOPE R2 VCC OUTPUT 5 pF R2 R1
VCC Typ 10% GND Rise TIme: 1 V/ns ALL INPUT PULSES 90% 90% 10% Fall Time: 1 V/ns
INCLUDING JIG AND SCOPE
(a)
(b)
Equivalent to: THEVENIN EQUIVALENT RTH OUTPUT VTH
(c)
Parameter R1 R2 RTH VTH
3.0V 1105 1550 645 1.75
Unit V
Data Retention Characteristics (Over the Operating Range)
Parameter VDR ICCDR tCDR[4] tR[5] Description VCC for Data Retention Data Retention Current Chip Deselect to Data Retention Time Operation Recovery Time VCC = 1.0V, CE > VCC - 0.3V, VIN > VCC - 0.3V or VIN < 0.3V; No input may exceed VCC + 0.3V 0 70 Conditions Min. 1.0 1 Typ.[3] Max. 3.6 10 Unit V A ns ns
Note: 4. Tested initially and after any design or process changes that may affect these parameters.
Document #: 38-05050 Rev. *A
Page 3 of 9
CY62147V MoBL(R)
Data Retention Waveform
DATA RETENTION MODE VCC
VCC(min.)
tCDR
VDR > 1.0 V
VCC(min.)
tR
CE
Switching Characteristics Over the Operating Range[6]
70 ns Parameter Read Cycle tRC tAA tOHA tACE tDOE tLZOE tHZOE tLZCE tHZCE tPU tPD tDBE tLZBE[8] tHZBE Write Cycle[10, 11] tWC tSCE tAW tHA tSA tPWE tBW tSD tHD tHZWE tLZWE Write Cycle Time CE LOW to Write End Address Set-up to Write End Address Hold from Write End Address Set-up to Write Start WE Pulse Width BHE / BLE Pulse Width Data Set-up to Write End Data Hold from Write End WE LOW to High-Z[7, 9] WE HIGH to Low-Z[7] 10 70 60 60 0 0 40 60 30 0 25 ns ns ns ns ns ns ns ns ns ns ns Read Cycle Time Address to Data Valid Data Hold from Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to CE LOW to Low-Z[7, 9] Low-Z[7] 5 20 10 20 0 70 70 5 20 OE HIGH to High-Z[9] CE HIGH to High-Z[7, 9] CE LOW to Power-up CE HIGH to Power-down BHE / BLE LOW to Data Valid BHE / BLE LOW to Low-Z BHE / BLE HIGH to High-Z 10 70 25 70 70 ns ns ns ns ns ns ns ns ns ns ns ns ns ns Description Min. Max. Unit
Notes: 5. Full Device AC operation requires linear VCC ramp from VDR to VCC(min.) > 10 s or stable at VCC(min.) >10 s. 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to VCC(typ.), and output loading of the specified IOL/IOH and 30 pF load capacitance. 7. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device. 8. If both byte enables are toggled together this value is 10ns 9. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured 500 mV from steady-state voltage. 10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. 11. The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
Document #: 38-05050 Rev. *A
Page 4 of 9
CY62147V MoBL(R)
Switching Waveforms
Read Cycle No. 1 [12, 13]
tRC ADDRESS tOHA DATA OUT PREVIOUS DATA VALID tAA DATA VALID
Read Cycle No. 2 [13, 14]
CE tACE OE tDOE BHE/BLE tLZOE tHZBE tDBE tLZBE DATA OUT HIGH IMPEDANCE tLZCE VCC SUPPLY CURRENT tPU 50%
[10, 15, 16]
tRC tPD tHZCE
tHZOE
HIGH IMPEDANCE DATA VALID
ICC 50% ISB
Write Cycle No. 1 (WE Controlled)
tWC ADDRESS
CE tAW WE tSA tPWE tHA
BHE/BLE
tBW
OE tSD DATA I/O NOTE 17 tHZOE
Notes: 12. Device is continuously selected. OE, CE = VIL. 13. WE is HIGH for read cycle. 14. Address valid prior to or coincident with CE transition LOW.
tHD
DATAIN VALID
Document #: 38-05050 Rev. *A
Page 5 of 9
CY62147V MoBL(R)
Switching Waveforms (continued)
Write Cycle No. 2 (CE Controlled)
[8, 15, 16]
tWC ADDRESS CE tSA tAW tHA tSCE
BHE/BLE
tBW
WE
tPWE tSD tHD
DATA I/O
DATAIN VALID
[11, 16]
Write Cycle No. 3 (WE Controlled, OE LOW)
tWC ADDRESS
CE tAW tBW tSA tHA
BHE/BLE WE
tSD DATA I/O NOTE 17 tHZWE
Notes: 15. Data I/O is high-impedance if OE = VIH. 16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. 17. During this period, the I/Os are in output state and input signals should not be applied.
tHD
DATAIN VALID tLZWE
Document #: 38-05050 Rev. *A
Page 6 of 9
CY62147V MoBL(R)
Switching Waveforms (continued)
Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)
[17]
tWC ADDRESS
CE tAW tBW tSA WE tSD DATA I/O NOTE 17 tHZWE DATAIN VALID tLZWE tHD tHA
BHE/BLE
Typical DC and AC Characteristics
1.4 1.2 MoBL 1.0 ISB (A) ICC 0.8 0.6 0.4 0.2 0.0 2.7 3.7 2.8 SUPPLY VOLTAGE (V) Access Time vs. Supply Voltage MoBL Normalized Operating Current vs. Supply Voltage Standby Current vs. Supply Voltage 45 MoBL 40 35 30 20 15 10 5 2.7 3.7 2.8 SUPPLY VOLTAGE (V)
80 70 60 50 TAA (ns) 40 30 20 10
2.7
2.8 SUPPLY VOLTAGE (V)
3.7
Document #: 38-05050 Rev. *A
Page 7 of 9
CY62147V MoBL(R)
Truth Table
CE H L L L L L L L L L L WE X X H H H H H H L L L OE X X L L L H H H X X X BHE X H L H L L H L L H L BLE X H L L H L L H L L H Inputs/Outputs High-Z High-Z Data Out (I/OO-I/O15) Data Out (I/OO-I/O7); I/O8-I/O15 in High-Z Data Out (I/O8-I/O15); I/O0-I/O7 in High-Z High-Z High-Z High-Z Data In (I/OO-I/O15) Data In (I/OO-I/O7); I/O8-I/O15 in High-Z Data In (I/O8-I/O15); I/O0-I/O7 in High-Z Mode Deselect/Power-down Deselect/Power-down Read Read Read Deselect/Output Disabled Deselect/Output Disabled Deselect/Output Disabled Write Write Write Power Standby (ISB) Standby (ISB) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC) Active (ICC)
Ordering Information
Speed (ns) 70 Ordering Code CY62147VLL-70ZI Package Name Z44 44-pin TSOP II Package Type Operating Range Industrial
Package Diagram
44-Pin TSOP II Z44
51-85087-A
MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-05050 Rev. *A Page 8 of 9
(c) Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
CY62147V MoBL(R)
Document Title: CY62147V MoBL(R) 4M (256K x 16) Static RAM Document Number: 38-05050 REV. ** A ECN NO. 109958 116514 Issue Date 12/16/01 09/04/02 Orig. of Change SZV GBI Description of Change Changed from Spec number: 38-00757 to 38-05050 Added footnote 1. Deleted fBGA package (replacement fBGA package is available in CY62147CV30).
Document #: 38-05050 Rev. *A
Page 9 of 9

▲Up To Search▲

Price & Availability of CY62147V

	To Download CY62147V Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .